Engineer I-Design (ASIC)
San Jose, CA 
Share
Posted 26 days ago
Job Description

Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our ; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over without a great team dedicated to empowering innovation. People like you.

Visit our page to see what exciting opportunities and company await!

Job Description:

Summary

As a member of Microchip's engineering community, your primary responsibility will be to design, simulate, and verify various RTL-based blocks on our devices. Microchip's designs are an SOC with various hard and soft IP blocks that support many industry standard protocols for Imaging, Networking System Connectivity, Compute and Data Storage.

Duties & Responsibilities

General RTL and ASIC development

  • Detailed module design, performance analysis and detailed design specification creation.
  • Participate in the RTL implementation, synthesis, simulation, pre-layout/post-layout timing verification.
  • Understanding of emerging high speed design techniques to improve Data & Command processing bandwidth, reduce latencies & increase reliability.
  • Support porting the design into test chips and emulation platforms - experience with FPGA design and board implementation tools is advantageous.

Requirements/Qualifications:

Job Requirements

  • Bachelor's in Electrical Engineering, Computer Engineering or Computer Science
  • 0-2 years of relevant experience
  • Design courses and practical application of course learning for high-speed RTL design
  • Experience with RTL Design tools that include design entry, synthesis, formal verification, RTL/gate level simulation, cross-domain clocking analysis and static timing analysis.
  • Course and Practical usage in RTL design, design verification, synthesis & formality
  • Proficiency in SystemVerilog development languages
  • Course and Practical usage in Static Timing Analysis and Verilog simulation tools
  • Should be able to design complex state machines & data path logic
  • Proficiency in scripting languages (TCL / Perl / Python) and LINUX.
  • Ability to understand and implement industry standards.
  • Ability to write detailed design specifications.
  • Good analytical, oral and written communication skills
  • Able to write clean, readable presentations.
  • Self-motivated, proactive team player
  • Ability to work to schedule requirements.

Preferred

  • Master's in Electrical Engineering, Computer Engineering or Computer Science
  • FPGA and ASIC System On Chip Design Experience
  • Lab Experience for system-level validation

Travel Time:

0% - 25%

Physical Attributes:

Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% sitting, 10% standing, 10% walking, 100% inside

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

The annual base salary range for this position, which could be performed in California, is $64,480 - $128,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the EEO is the Law Poster and the EEO is the Law Poster Supplement. Please also refer to the Pay Transparency Policy Statement.


Microchip is an Equal Opportunity/Affirmative Action Employer of Disabled/Veterans/Minorities/Women. We provide equal employment and affirmative action opportunities to applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability, or any other basis protected under applicable federal, state or local laws.


 

Job Summary
Start Date
As soon as possible
Employment Term and Type
Regular, Full Time
Required Education
Bachelor's Degree
Required Experience
0 to 2 years
Email this Job to Yourself or a Friend
Indicates required fields